Abstract: An intermediate frequency (IF) linear-in-dB variable gain amplifier (VGA) for a radio receiver is fabricated in 0.15-µm fullydepleted (FD) SOI CMOS technology. The complete VGA consists of two stages of the modified linearized transconductance VGA, three stages of fixed gain amplifier (FGA) and a buffer. It provides a continuous −13.6 dB to 55.8 dB gain control range, an IIP3 of −13.55 dBm and an NF of 13.3 dB at 100 MHz. The proposed VGA using FD SOI CMOS process has great advantages in power consumption and frequency response compared to the bulk CMOS VGA.
Introduction
Intermediate frequency (IF) variable gain amplifier (VGA) which adjusts signal level for desired output is an indispensable component in wireless communication systems. Recently, silicon-on-insulator (SOI) CMOS circuits have been developed for these applications, featuring such as high transconduc-tance, low body-effect and small parasitic capacitance [1, 2, 3] .
The linearized transconductance VGA realizing exponential function of exp(2x) has wide gain range and moderate gain variation with control voltage [4] .
In this study, the linear-in-dB VGA using FD SOI CMOS process is described and compared with that using bulk CMOS process [5] .
Circuit Configuration
Figure 1 (a) shows the fully-differential modified linearized transconductance VGA [5] composed of G m and load stages. Gain of the VGA is given by the ratio of the transconductance of G m stage to that of load stage. Each transconductance varies linearly with DC offset voltage, V BG or V BL . Bias voltages, V GD and V GU generated at the gain controller, shown in Fig 1 (b) , provide the DC level of capacitively coupled input of VGA. The offset voltage source, V BG (= V GU − V GD ), is shared in the G m stage by using R 5 ∼ R 8 of large resistance, while V BL is generated in the load stage. The offset voltages are given by
where I b is drain current of M36, ∆I current through R 24 , V c external control voltage, and α 1 , α 2 are constants given by the size ratio of transistors in the 
where β 1 , β 2 are constants given by the size ratio of transistors in the circuits and x = ∆I/I b < 1. The VGA gain control behavior of Eq. (2) emulates exponential function of exp(2x). For the applications of wireless communication, two VGA's have been cascaded to increase gain control range. In order to avoid the bandwidth limitation due to the cascade connection, we adopted the technique of bandwidth improvement [5] by changing output node connection from gate node of diode-connected M11(M14) to center node between two equal resistors, R 1 and R 2 (R 3 and R 4 ). Pole frequency, p, of the VGA using center-tapped load are given by
where C A is capacitance at the gate node of M11 ∼ M14, R A is resistance of R 1 ∼ R 4 , and g m1 and g m2 are transconductances of M11 and M12, respectively. The use of SOI device with small parasitic capacitance reduces C A and C out , leading to high pole frequency. This implies that the VGA on SOI CMOS is superior to the one on bulk CMOS in frequency characteristics. The block diagram of the complete VGA composed of a pre-FGA (fixed gain amplifier), two VGA-FGA pairs and a buffer is shown in Fig. 2 (a) . The FGA used is a differential common source amplifier with resistive load to boost absolute gain of the VGA. Noise and linearity characteristics of the complete VGA have been improved by taking into account of the arrangement of the FGA's. Source follower is used as a buffer to drive a large load capacitor. The I b generator and the beta multiplier current reference have been added to gain control circuit, as shown in Fig 1 (b) , to reduce the temperature dependence of the gain of FGA as well as VGA [5] . The gain variation simulated with HSpice at −35 • C, 27 • C, and 85 • C shows only ±3 dB in the whole gain range.
In order to avoid poor current mirror characteristics due to the selfheating effect [2] which reduces drain current of MOSFET on SOI process, we placed a diode-connected MOSFET which copies I ref from the current reference circuit, close to a mirroring MOSFET in each stage.
Circuit Implementation and Measured Results
The circuit has been implemented in 0.15-µm FD-SOI CMOS technology with poly and well resistors, and MIM capacitors.
The complete VGA shown in Fig. 2 (b) has an active area of about 0.11 mm 2 and consumes 7.4 mA to 8.15 mA at 1 V supply. It has a 3 dB frequency of 120 MHz at maximum gain which is the worst case of frequency characteristics. Dissipation current and bandwidth of the fabricated VGA were improved by a factor of three compared with the bulk CMOS one in the previous work [5] due to the superiority of the SOI device to the bulk counterpart in terms of small parasitic capacitance. Figure 3 (a) shows the gain and noise figure (NF) measured as a function of the control voltage V c at a signal frequency of 100 MHz. The complete VGA has continuous linear-in-dB characteristics where its gain varies from −13.6 dB to 55.8 dB. NF of 13.3 dB was obtained at 55.8 dB gain. To investigate linearity of the complete VGA, two-tone test at 100 MHz with a 1 MHz spacing has been carried out. In Fig 3 (b) , IIP3 characteristics over the whole gain range shows −13.55 dBm at minimum gain and −59 dBm at maximum gain.
Characteristics of the complete VGA using SOI CMOS and bulk CMOS process are summarized in Table I .
Conclusion
An IF linear-in-dB VGA has been composed of a pre-FGA, two modified linearized transconductance VGA-FGA pairs and a buffer, fabricated in 0.15-µm FD-SOI CMOS technology. The complete VGA showed comparable properties in gain range, IIP3, and NF to those of the bulk CMOS one in the previous work. Moreover, characteristics of the SOI CMOS VGA have been improved in terms of dissipation current and bandwidth by a factor of three compared with those fabricated in the bulk CMOS. The measured results demonstrate that the proposed VGA featuring small size and low power is suitable for SOI CMOS radio receiver.
